ABSTRACT Silicon PIN photodiodes in the visible wavelength range have been widely applied in aerospace, defense, security, medical, and scientific instruments because of their high sensitivity and low cost. In this paper, the phenomena of the current kink and the capacitance frequency dispersion are observed. Contamination at the p-type Ohmic contact interface is proposed to explain the current kink effect and capacitance frequency dispersion, according to the temperature-dependent I-V measurement results in which trap-assisted tunneling process demonstrated.
I. INTRODUCTION
High-sensitive silicon PIN photodiodes, as a workhorse for monitoring and imaging in the visible and infrared wavelength range [1] , are widely applied in the fields of aerospace, defense, security, medical and scientific instruments, and so on. Noise equivalent power, a measure of the sensitivity of a detector system, determines how weak a signal can still be captured by a detector [2] . For a PIN photodiode under the zero or reverse bias, the reverse leakage current measured under a dark environment is one of the key factors for determining the NEP of a detector. It is known that leakage current is caused by the generationrecombination current in the depletion region, the diffusion current near the depletion region [3] , and the high-field tunneling current or trap-assisted tunneling by defects [4] . To reduce the leakage current, silicon materials grown by the floating zone method with high resistivity and long carrier lifetime are generally selected for silicon photodiode fabrication. Wet oxidation with high-quality Si/SiO 2 interfaces is applied for surface passivation. Many types of guard-ring structures have been applied to further decrease the leakage current. However, in addition to the 340 μm material quality, structure design, passivation, operation voltage, and temperature, there are still many factors influencing the leakage current. The formation mechanism of the leakage current is rather complicated for a practical device. Moreover, because of the low level of leakage current for high-sensitive photodiodes, probing the leakage path directly by experiment is still a challenge, which makes it more difficult to further decrease the leakage current for the photodiodes.
In this paper, According to the analysis of the temperaturedependent current-voltage (I-V) and capacitance-voltage (C-V) measurements, the phenomena of a current kink and the corresponding capacitance frequency dispersion were observed from the square silicon PIN photodiodes with the length of the side L from 0.25, 0.5, 1, 1.5, to 2mm, respectively.
II. STRUCTURE
A cross-sectional diagram of a silicon PIN photodiode is shown in Fig. 1 (a) . An n-type (100) silicon substrate with resistivity above 2000 ·cm was selected for PIN photodiode fabrication. Boron-ion implantation with the dose of 5×10 12 cm −2 was carried out to define the photosensitive region and the Ohmic contact region on top of the photodiodes. The width of depletion region in the photosensitive region can be calculated to be about 13 μm according to the 1D Poisson's Equation [5] . Then, the phosphorus ions were implanted as the guard ring at the edge of the chip, which is helpful for reducing the leakage current caused by the wafer dicing. The activation process was carried out at 1100 • C for 30 min. Meanwhile, the lattice damage caused by phosphorus ions implantation was reduced by high temperature. As an antireflection layer, 70 nm of SiN x was grown on the surface of the photosensitive region by low-pressure chemical vapor deposition, with the optical transmittance of 95.5% at 560 nm. Other areas were passivated by wet-oxidation SiO 2 with the thickness greater than 500 nm. Then, Al/Si and Ni/Ti/Ag alloys were sputtered as p-type and n-type Ohmic contact electrodes, respectively. The width of the p-type electrode surrounding the photosensitive region is defined to be 20 μm by lithography. The side length L of the square photosensitive region was designed to be 0.25, 0.5, 1, 1.5, and 2 mm, respectively, while keeping the same chip area of 2.78 mm×2.78 mm. After lapping down to 300 μm, the silicon wafer is cut into chips by dicing saw. And then they were mounted on the PCB for measurements. Fig. 1 (b) shows the Image of metallographic microscope with the photosensitive area of 0.5 mm×0.5 mm. Both the I-V and C-V curves are measured by using a Keithley 4200. Temperature-dependent I-V measurements are carried out in a Dewar with a temperature controller. Fig. 2 shows the forward-biased semi-log I-V curves (a) and reversed-biased I-V curves (b), respectively, at room temperature in a dark environment for silicon photodiodes with different photosensitive area. From Fig. 2(a) , all of the current curves bent with the voltage because of the effect of series resistance. The ideality factor is calculated to be 1.022, 1.024, 1.017, 1.011, and 1.013, respectively, which indicates that the diffusion current dominates the forward current. Fig. 2(b) shows the reverse leakage current, which can be regarded as the sum of three components, which are the length-dependent leakage current, the area-dependent leakage current and a contribution which does not depend on either area or surface [3] . By fitting the data, the current density related areas and lengths are not rigorously constant. However, all the curves can be divided into three parts, which are part I (6 V<V<0 V), part II (10 V<V< 6V) and part III (V<10 V). For parts I and III, the experimental data are in good agreement with the mathematical model that describes the diffusion current from the quasi-neutral area and the generation current from the depletion area [3] . However, for part II, there is a current kink for each curve, with a similar current increase of approximately 8 nA. The kink occurs at almost the same bias (about 8 V) for diodes with L=0.25 and 0.5 mm, whereas it is happened at about 5.5 V for L=1, 1.5 and 2 mm. It was reported that the merges of the depletion region could cause the leakage current kink [6] . In our experiment, the shortest distance from the edge of the photosensitive area to the guard ring is 350μm for the photodiode with L=2 mm according to our mask design. Two depletion regions in our design are hard to merge into one when the reverse bias is below -10 V.
III. RESULTS AND DISCUSSION
(a) (b) (c) The C-V measurement results at room temperature for all the samples are shown in Fig. 3(a) . The capacitance decreases with the reverse bias, because the thickness of the space charge region increases with the reverse bias. However, all the C-V curves demonstrate an obvious drop at the voltage corresponding to the occurring of current kink. For the photodiode with L=0.25 mm, the capacitance drops from 6.38 pF at 6 V to 3.06 pF at 8 V at 100 kHz. Frequency-dependent C-V measurement is also carried out VOLUME 5, NO. 5, SEPTEMBER 2017 391
for all the photodiodes under the frequency of 100 kHz, 500 kHz, 1 MHz and 5 MHz. Fig. 3 (b) and (c) demonstrates the frequency-dependent C-V measurement results for the photodiodes with L=0.25 and 2 mm for simplicity, respectively. The capacitance for all the photodiodes is observed to change with frequency at the same bias, which is called capacitance frequency dispersion [7] . The quantity of the capacitance frequency dispersion increases with the photosensitive area slowly. As the test frequency increases from 100 kHz to 5 MHz, the capacitance decreases from 6.30 pF to 2.81 pF at 6.3 V for the photodiode with L=0.25 mm.
Compared with the photodiode with L=2 mm, the maximum capacitance decrease is approximately 3.67 pF. It is generally believed that the capacitance frequency dispersion is caused by the tunneling current assisted by the interface states [8] , [9] . In this work, combined with the current kink, the capacitance frequency dispersion is attributed to the contamination of the p-type Ohmic contact where the interface states generated. Such contaminants, which is one of the material-associated mechanisms, could be adsorbed gas molecules or impurity on the surface, knock-on oxygen atoms formed screen oxide, remain deposit from the wafer cleaning, and so on. The energy band diagram of an aluminum/silicon structure with interface states is depicted in Fig. 4 (a) by taking the work function of p-type silicon (approximately 5.11 eV) into consideration [10] , [11] . The work function of aluminum is approximately 4.28 eV under ambient conditions [12] and the electron affinity of silicon is 4.05 eV [13] , which is shown in Fig. 4(a) . A built-in electric field forms at the interface, directed from silicon to aluminum. According to the Boron ions implanted dose of the p-type silicon, the build-in potential and E F -E V can be calculated to be 0.83 eV and 0.06 eV, respectively [13] . Suppose interface states exist at the interface as traps. Under reverse bias, the trapped carriers would result in an additional capacitance superimposed on the original depletion capacitance and diffusion capacitance. The superimposed capacitance C it connects with the original capacitance C D , in parallel. The overall capacitance should be C D +C it . Their equivalent circuit is illustrated in Fig. 4 (b) , in which R is the series resistance of the system. With the increase of the reverse bias, the Fermi energy in silicon side decreases relatively. Only when the carriers in the traps obtain the energy enough, i.e., the barrier height is lower enough, the trapped carriers can escape from the interface states to the p-type silicon, thus resulting in an sudden increase of the reverse current, as shown in Fig. 2 (b) . Correspondingly, the overall capacitance drops because the trapped carriers are released suddenly. The capacitance decreases with frequency because the capture and escape of carriers is a slow process. The trapped carriers cannot respond quickly to the faster external signal [14] . The overall capacitance should be C D at high frequency. Then, the density of the interface states D it can be calculated as [15] .
where A is the Ohmic contact area, C LF and C HF are the capacitances at low and high frequency, respectively. D it is calculated to be 7.65×10 10 , 6.27×10 10 , 5.94×10 10 , 7.53×10 10 , and 7.07×10 10 eV −1 cm −2 for photodiodes with the L=0.25, 0.5, 1, 1.5, and 2 mm, respectively. The D it values are nearly constant with diode length, due to the almost uniform contamination on the surface. To verify the transport behavior of carriers at the interface, the temperature-dependent I-V (T-I-V) measurement under forward bias was carried out from 40 K to 300 K. Such results for the photodiode with L=0.25 mm is shown in Fig. 5(a) . The slope related with n is 62.25, 62.27, 62.37, 55.38, 48.14, 43.52, 38.39, and 36.29, respectively. The slopes measured at 40 K, 80 K, and 120 K are close, which indicates that the tunneling current dominants at low temperature [16] . Extracting the ideality factor n from the temperature-dependent I-V curves for all the photodiodes and then plotting them as points are shown in Fig. 5(b) . It can be seen that n increases with the photosensitive area and decreases with temperature. At 40 K, the ideality factor (n), which describes how near a fabricated device is to the ideal diode, is calculated to be 3.34, 3.37, 4.24, 5.40 and 6.18, respectively, for L = 0.25, 0.5, 1, 1.5, and 2 mm. Tunneling-dominated recombination accounts for the temperature dependence of n, which is given by Eq. (2) [17]- [19] ,
where kT is the thermal energy, E 00 is the characteristic tunneling energy, q is the unit electron charge, is the reduced Planck constant, N is the semiconductor doping concentration, and ε is the dielectric constant of a semiconductor. All of the above parameters are the same for the same material, except the effective tunneling mass m*, which influences the characteristic tunneling energy E 00 . However, E 00 determines the degree of difficulty of carriers tunneling process. Smaller value of m* leads to higher tunneling probability. The solid lines in Fig. 5 (b) are the calculated results of the ideality factors according to Eq. (2) for all the photodiodes. It can be seen that the theoretical calculated curves fit well with the ideality factor data extracted from T-I-V curves. The calculated E 00 increases from 138.70, 140.19, 171.67, 204.03, to 236.17 meV, respectively, with increasing the photosensitive area, which indicates that tunneling process becomes easier with the length. The effect of series resistance of the devices has to be considered, because only tunneling process cannot be characterized just for a feature associated with the perimeter. This result also explained why the current kink for the device with larger photosensitive area occurs at lower voltage, as shown in Fig. 2 (b) .
IV. CONCLUSION
In this paper, a kink in the reverse current and the capacitance frequency dispersion in the silicon PIN photodiodes are observed. They are attributed to the interface states between the Ohmic contact metal and the p-type silicon surface caused by contamination during the fabrication process. The temperature-dependent I-V measurement results further verify that trap-assisted tunneling occurs in our photodiodes. This explanation of the current kink and the capacitance frequency dispersion in the silicon PIN photodiodes is helpful for improving the sensitivity and yield of high quality silicon detection devices. 
